We present the second generation BLASTbus electronics. The primary purposes of this system are detector readout, attitude control, and cryogenic housekeeping, for balloon-borne telescopes. Readout of neutron transmutation doped germanium (NTD-Ge) bolometers requires low noise and parallel acquisition of hundreds of analog signals. Controlling a telescope's attitude requires the capability to interface to a wide variety of sensors and motors, and to use them together in a fast, closed loop. To achieve these dierent goals, the BLASTbus system employs a exible motherboard-daughterboard architecture. The programmable motherboard features a digital signal processor (DSP) and eld-programmable gate array (FPGA), as well as slots for three daughterboards. The daughterboards provide the interface to the outside world, with versions for analog to digital conversion, and optoisolated digital input/output. With the versatility aorded by this design, the BLASTbus also nds uses in cryogenic, thermometry, and power systems. For accurate timing control to tie everything together, the system operates in a fully synchronous manner. BLASTbus electronics have been successfully deployed to the South Pole, and own on stratospheric balloons.
INTRODUCTION
Balloon-borne telescopes have many dierent sensors to read and subsystems to control. The BLASTbus system was developed to accomplish both detector readout and telescope pointing for the BLAST 1 experiment. The system also found a niche in cryogenic control and housekeeping. For the BLASTPol 2 and Spider 3 experiments, a second-generation system was designed to lower power consumption while increasing modularity and usability.
In addition to BLAST, BLASTpol, and Spider, the BLASTbus electronics have been used by several other experiments. The rst-generation system ew on the EBEX 4 telescope for attitude control. For cryogenic housekeeping in ground-based telescopes, the rst-generation system has been deployed by ACT 5 and BICEP2. 6
The second-generation has been deployed by the Keck Array 7 and will soon be deployed by BICEP3. 8
This work outlines the architecture of the second-generation BLASTbus electronics (Sec. 2), then examines its three main applications: bolometer readout (Sec. 3); attitude control (Sec. 4); and cryogenic housekeeping (Sec. 5).
BLASTBUS SYSTEM ARCHITECTURE

The BLASTbus
The BLASTbus is a half-duplex RS-485 * serial bus. The master node of the bus is a PCI board (Sec. Logically, the bus uses a command-response architecture. The PCI controller transmits a write word or a read request to a motherboard node, and then receives a response if necessary. Each 32-bit word contains 16 bits of data, and 16 bits of addressing and synchronization information. For a 4 MHz main clock, this gives a data bandwidth of 1 Mbit/s, which was chosen to match the line-of-sight radio transmitter used by balloon payloads.
Writes and read requests are organized into a frame, which the PCI controller cycles through periodically typically at around 100 Hz, at an integer divisor of the data sample rate.
The BLASTbus is distributed to up to seven motherboards through the backplane of a 6 U Eurocard crate.
With careful impedance matching, the bus has been daisy-chained through two such crates. The crate also contains various power supplies for the motherboards. BLAST's data acquisition crate consumed 36 W at 24 VDC for six motherboards reading out 375 analog channels. Fig. 1 shows images of a motherboard, three daughterboards, and a crate.
PCI Controller
The PCI controller board has a mainboard half for the logic and a daughterboard for the electrical interface. The mainboard contains an Altera Cyclone eld-programmable gate array (FPGA), which implements the PCI layer, BLASTbus communications, and a NIOS II soft core for processing. The daughter board contains optoisolators and transceivers for two independent buses.
In addition to the BLASTbus, the PCI board generates a biphase encoded signal for the line-of-sight radio
transmitter. An identical mainboard with slightly dierent rmware is used to receive the biphase signal on the ground.
External synchronization
The BLASTbus electronics are often 3, 58 used alongside the Multi-Channel Electronics (MCE) 9 for readout of Transition Edge Sensor (TES) bolometers.
10 To synchronize the MCE and BLASTbus data, the PCI controller board has been adapted to interface to the MCE sync box in lieu of a second BLASTbus. This can either operate asynchronously, injecting synchronization data into the frame, or in a strongly synchronized mode where the BLASTbus clock is replaced by the MCE clock. In the strongly synchronized mode, the BLASTbus frame rate must be an integer divisor of the MCE frame rate.
Motherboards
The motherboards are the central hub of each BLASTbus slave node. In addition to the bus transceivers, they contain an Altera Cyclone II FPGA and an Analog Devices ADSP41369 digital signal processor (DSP). The DSP does the ltering and processing, while the FPGA presents a memory-mapped interface to the BLASTbus and the daughter boards. Each motherboard holds up to three daughter boards.
The motherboard cleans analog power for use on the daughter boards, using a combination of passive LC ltering and active voltage regulation. A watchdog circuit cycles all of the power supplies if the DSP fails to continuously toggle a watchdog reset line. Thick copper layers on the top and bottom conduct heat to the edges of the board. Due to a lack of convective cooling in the balloon environment, the heat conducting layers can have heat straps attached. In practice, radiation and air conduction provide sucient cooling.
Daughter Boards
The BLASTbus system's input and output capabilities are determined by its daughter boards. In practice, only two types of daughter board have been needed: analog input and digital input/output. Analog outputs are generated by a secondary system connected to the digital daughter board.
Each analog board contains 25 low-power sigma-delta analog to digital converters (ADCs) with 24-bit resolution † . These use the BLASTbus clock so that readout is fully synchronized (every 384 clock cycles, or 10.4 kHz for a 4 MHz clock). Typically, each ADC channel is paired with a preamp that has 50 kΩ input impedance and accepts ±10 V. Alternatively, channels can be congured with no preamps, or with the capability to connect directly to thermistors or thermocouples. Each channel also has a low-pass RC lter at ≈60 kHz to prevent aliasing of high frequency noise. The digital daughter board also contains an extra 8-bit group for commanding a digital to analog converter (DAC) output system. Each such system controls up to 32 DACs with ±5 V dierential outputs and 16-bit resolution. These can update as fast as the analog input sample rate, and are also synchronized to the BLASTbus clock. Signals are distributed digitally as RS-485 to reduce noise, and so that the analog signal can be generated in a cleaner RF environment.
Software and Firmware
The BLASTbus system includes processing at three dierent levels: the control computer, the DSPs, and the FPGAs. The control computer is the most powerful and simple to program, but has access to data at only the ≈100 Hz frame rate.
The bulk of the low-level data processing happens in the DSP. This operates in a real-time loop at the full ≈10 kHz data sample rate. Processing includes anti-aliasing lters and lock-in amplication (Sec. 3), and also application-specic fast control loops (eg. Sec. 4 and Sec. 5).
The FPGA allows fast (80 MHz) and extremely parallel processing of its signals. This is used for bit-level control of the ADCs, DACs, BLASTBus transceivers, and assorted digital sensors. Further processing could also take place in the FPGA, but in practice the DSP is simpler and adequate.
NTD-Ge BOLOMETER READOUT
Neutron transmutation doped germanium (NTD-Ge) devices are sensitive low-temperature thermistors that are useful in millimetre and submillimetre bolometers.
11 Readout of BLAST's NTD-Ge bolometers was the primary performance driver for the BLASTbus system's analog readout.
BLAST's bolometer readout system is sketched in Fig. 2 . Starting in the BLASTbus data acquisition system (DAS), a digital reference wave is generated. This has a ≈200 Hz frequency, which is exactly twice the frame rate, and faster than the bolometer time constant, but is still slow enough to be well-sampled by the ≈10 kHz DAC update rate. † Texas Instruments ADS1251 The bias generator is a simple DAC, which produces a dierential sine wave. A passive voltage divider is then used so that a low-amplitude bias signal can be generated with higher amplitude and lower round-o error at the DAC. The voltage divider has low resistance to minimize Johnson noise, and a small current amplier is required for the DAC to drive it. The bias signal is shared by all bolometers in each of BLAST's three detector arrays, but the bias amplitude is tuned dierently between arrays. A fourth bias signal is used for the cryogenic thermistors (see Sec. 5).
The voltage bias produced by the DAC is converted to a nearly constant current bias by load resistors (typically ≈8 MΩ), which are larger than the bolometers' nominal resistance (≈1.5 MΩ), and much larger than changes in bolometer resistance during operation. The nal cryogenic element is a pair of U401 JFET followers to lower the impedance and reduce microphonics due to the capacitance of vibrating cables. These are placed as close to the bolometers as possible, with the cables in between tightly constrained. The thermally isolated JFET enclosure is self-heated to 140 K, which locally minimizes noise and exceeds their freeze-out temperature of ≈100 K.
The JFETs' signals then pass through the ambient temperature preamplier, which is connected to the cryostat by a shielded cable bundle. The preamplier lters the data using a biquad band-pass with 85 Hz bandwidth around the 200 Hz bias frequency. To save power, the preamplier conditions the signal for direct acquisition by the BLASTbus ADCs, without an extra amplier on the daughterboard.
Finally, the digital signal is mixed with the reference wave and anti-alias ltered for acquisition. The digital lter, shown in Fig. 3 , leaves just the DC mixer output, which is reported over the BLASTbus and stored to disk.
Because the bias is synced to the frame rate, the lter has a null at the bias frequency and the 2f mixer output is strongly removed. The digital lter itself is a 4-stage boxcar lter with rst-nulls spaced logarithmically between the Nyquist frequency and sample rate. This results in a atter passband and lower sidelobes than a 4-stage CIC (cascaded integrator-comb) lter.
12
Like a CIC lter, this lter uses just addition and subtraction at each stage, though it requires more memory as data cannot all be stored at the decimated rate. For modest decimation of 104 samples, this is not a problem. For the BLASTPol DAS, with 375 channels, there is not enough bandwidth to acquire both the sine and cosine components of the signal. Instead, just the cosine component is acquired and a phase is set to maximize its amplitude, and minimize the sine component.
Performance
The digital lock-in achieves about 20 bits of dynamic range when looped back into itself, without the bolometers, JFETs, or preamplier. Fig. 4 shows full-system noise spectra from the 2012 ight of BLASTPol. Reading a xed cryogenic resistor, Johnson noise is the largest contributor, with the remainder due to the JFETs and warm amplier. Most importantly, the bolometer noise is dominated by photon shot noise, which exceeds all sources of electrical and readout noise.
ATTITUDE CONTROL
Attitude control involves reading a variety of sensors, commanding motors, and then tying both tasks together into a control loop. With its exible inputs, programmability, and real-time processing, the BLASTbus system is well suited to these tasks. Attitude control is a major application of the BLASTbus electronics, but because the topic is covered by two other papers in these proceedings, 13, 14 only a summary is presented here. BLAST and Spider use three motors to control attitude: an elevation drive, a reaction wheel for ne azimuth, and an actuated pivot connecting to the balloon for coarse azimuth. The BLASTbus attitude control system commands the motor controllers via its DAC outputs. High-level logic runs on the master control computer, sending set-points and data to the BLASTbus board at the 100 Hz frame rate. In between these updates, the DSP servos the motors using its faster datamainly the gyroscopes. Details of the scan strategy and the control loops are in Ref. 14. Proc. of SPIE Vol. 9145 91450V-6 In common cases, like recycling the helium-3 adsorption fridge, a coarse on/o heater is desired, and these are provided with digital control using a solid-state relay. The relay output voltage and heater resistance can be chosen to set the power level. To coarsely adjust the power, these can also be driven by a pulse width modulated signal. For nely adjustable heating, ltered pass-throughs are available to drive heaters directly with a DAC.
BICEP2 and the Keck Array use both types of heaters, passive thermal lters, and feedback from NTD-Ge thermistors to stabilize their focal plane temperatures.
17 BICEP2 achieves a stability of 0.4 nK at of 100 ‡ .
CONCLUSION
With a simple programmable architecture and many parallel analog and digital channels, the BLASTbus electronics can simultaneously accomplish many precision readout and control tasks. They are a low-power all-in-one solution used throughout BLASTPol, but are also eectively employed solely for gondola attitude control or cryogenic housekeeping. So far, only general-purpose daughter boards have been used, sometimes with auxilliary circuits. Where appropriate, specialized daughter boards could be created that oer fully integrated solutions for a variety of applications.
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